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ABSTRACT 
THEORY, SIMULATION, AND IMPLEMENTATION OF GRID CONNECTED BACK TO BACK 
CONVERTERS UTILIZING VOLTAGE ORIENTED CONTROL 
by 
Sean Cunningham 
 
The University of Wisconsin-Milwaukee, 2017 
Under the Supervision of Professor Adel Nasiri 
 
This work presents a back to back converter topology with the ability to connect two 
power systems of different voltages and frequencies for the exchange of power.  By utilizing 
indirect AC/AC conversion decoupling is achieved between the power systems with one of the 
three-phase, two-level voltage source converters performing the AC/DC conversion that 
maintains the required DC bus voltage level at unity power factor while the other converter 
operates in all four quadrants supplying/consuming active and/or reactive power with the 
other power system.  The prototype implementation resides at UW-Milwaukee’s USR Building 
microgrid test bed facility.  A possible application topology would be the converter that 
maintains the DC bus voltage to be connected to the microgrid’s electrical bus of distributed 
energy sources while the other converter is connected to the utility in order to supply the 
required active and/or reactive power to support the needs of the grid. 
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1. Introduction 
The purpose of this project is to connect two power systems of different voltages and 
frequencies for the exchange of power.  An example of such an implementation could be the 
electric utility and a microgrid.  The thesis project implementation resides at UW-Milwaukee’s 
USR Building microgrid test bed facility.  With indirect AC/AC conversion between the two 
power systems there is a DC bus that connects two converters that perform the AC/DC and 
DC/AC conversions.  The benefit of indirect AC/AC conversion is the decoupling between the 
power systems while the disadvantage is the requirement of energy storage devices needed in 
the DC bus [1, p. 128].  One of the three-phase, two-level voltage source converters performing 
the AC/DC conversion maintains the required DC bus voltage level at unity power factor for the 
power system.  The other two-level converter operates in all four quadrants 
supplying/consuming active and/or reactive power with the other power system.  The 
designation of the converter type for the utility and microgrid is application specific.  A possible 
topology would be the converter that maintains the DC bus voltage to be connected to 
microgrid’s electrical bus of distributed energy sources while the other converter is connected 
to the utility in order to supply the required active and/or reactive power to support the needs 
of the grid. 
2. Background and System Architecture 
The AC/DC conversion that occurs between the power system and the two-level voltage 
source converter can be modeled as two AC voltage sources in Figure 1 by omitting the voltage 
harmonics produced by the converter other than the fundamental frequency of the power 
system.  The amount and direction of active and reactive power can be controlled between two 
voltage sources by controlling the amplitude and phase angle of the voltage drop across the 
reactor.  The leading voltage source will supply active power while the higher amplitude voltage 
source will supply reactive power [2, pp. 184-185]. 


giZ


1v2v
 
Figure 1 - Single-Phase Representation of Complex Power Flow 
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The converter operates in rectifier mode of operation when active power is supplied 
from the power system to the DC bus.  By supplying active power from the power system to the 
DC bus the capacitor is charged and the DC bus voltage increases functioning like a boost 
converter.  The converter operates in inverter mode of operation when power is supplied from 
the DC bus into the power system.  By supplying power from the DC Bus to the power system 
the capacitor is discharged and the DC bus voltage decreases functioning like a buck converter 
[3, p. 225]. 
The “PQ” converter supplies/consumes active and/or reactive power by the use of open 
loop control by commanding the desired active and reactive power references.  The “VDC” 
converter maintains the DC bus voltage with the use of a feedback control loop referred to as 
the voltage controller which measures the difference between the desired DC bus voltage and 
the voltage measured across the capacitors of the DC bus.  In addition to the “VDC” converter 
controlling the direction of active power, unity power factor of the power system is also 
achieved by controlling the reactive power. 
2.1. Space Vector Modulation 
The linear region of sinusoidal PWM that can be achieved at the output of the converter for 
a modulation index when 1am   would not allow the converter to deliver reactive power to 
the grid without going into overmodulation, the nonlinear region of sinusoidal PWM, unless the 
DC Bus level was raised to a substantially high level.  Higher DC bus levels increase the stress on 
the converter’s IGBTs due to the increase in the switching losses, so it is advantageous to keep 
the DC Bus voltage level as low as practicable [1, p. 348].  Operation in the overmodulation 
region of sinusoidal PWM is undesirable since it causes an increase in the sideband harmonics 
generated by PWM [4, p. 208] as well as the introduction of nonlinearity into the current 
controller [1, p. 336].  Double-edge symmetrical regular sampled space vector modulation was 
chosen so the converter operates in the linear region when reactive power is desired to be 
delivered from the converter to the grid making the best utilization of the DC Bus. 
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2.2. Vector Control 
In order for the voltage source converter to consume or supply active and reactive power as 
needed a control scheme with high dynamic performance must be implemented for control.  
Vector control methods are based on the system dynamic model rather than scalar control 
methods which are based on the system steady-state model [3, p. 931]. 
2.2.1. Voltage Oriented Control and the System Dynamic Model 
 The vector control scheme selected is known as Voltage Oriented Control.  VOC was 
chosen for simplicity in the selection of the input filter due to a fixed switching frequency.  The 
disadvantage of this scheme is that it requires coordinate transformation from the three-phase 
stationary frame (known as abc or natural frame) to the synchronous frame (known as dq, 
direct-quadrature rotating frame), an internal current feedback loop (known as the current 
controller), as well as the decoupling between the active and reactive components [5, p. 457]. 
gvcv


giZ


 
Figure 2 - One Line Diagram Representation of Converter, Impedance, and Grid 
 
0   
  
g Z c
g c R L
v v v
v v v v
  (3) 
Figure 2 results from the substitution of an ideal voltage source converter in place of a voltage 
source from Figure 1.  Equation (3) is the result of applying Kirchhoff’s Voltage Law to Figure 2.  
Figure 3 is the representation of Figure 2 but represented in terms of resistance and 
inductance. 
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Figure 3 - One Line Diagram Representation of Converter, Impedance, and Grid 
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  (4) 
Equation(4) is the differential equation that represents Figure 3. 
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Figure 4 - Three-Phase Representation of Converter, Impedance, and Grid 
 
      
              
            
ga ca ga ga
gb cb gb gb
gc cc gc gc
v v i i
d
v v R i  L i
dt
v v i i
  (5) 
Equation(5) is the abc three-phase stationary frame representation of equation(4). 
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 1 1 1 1( )
      
              
            
ga ca ga ga
gb cb gb gb
gc cc gc gc
v v i i
d
M v M v RM i  L M i
dt
v v i i
  (6) 
 
      
        
      
gα gα gαcα
gβ gβ gβcβ
v i iv d
R  L
v i iv dt
  (7) 
Equations (6) and (7) are the result of the coordinate transformation from the abc three-phase 
stationary reference frame to the   two-phase stationary reference frame.  This is done by 
multiplying the voltages and currents by the matrix 1M found in Appendix B: Coordinate 
Transformations. 
 2 2 2 2
      
        
      
gα gα gαcα
gβ gβ gβcβ
v i iv d
M M RM  LM
v i iv dt
  (8) 
 
0 1
1 0
          
             
          
gd cd gd gd gd
gq cq gq gq gq
v v i i id
R  L  Lω
v v i i idt
  (9) 
Equations (8) and (9) are the result of the coordinate transformation from the   two-phase 
stationary reference frame to the dq synchronous reference frame.  The gωLi  term is a result of 
the coordinate transformation due to the derivative term [6, p. 147] with the derivation found 
in Appendix B: Coordinate Transformations. 
    
gd
gd cd gd gq
di
v v Ri L ωLi
dt
  (10) 
    
gq
gq cq gq gd
di
v v Ri L ωLi
dt
  (11) 
Equations (10) and (11) are the result of separating the dq synchronous reference frame 
equation into separate equations. 
  /   gd gd cd gd gq
di
v v Ri ωLi    L
dt
  (12) 
    /gq gq cq gq gd
di
v v Ri Li  L
dt
      (13) 
Rearrangement of equations (10) and (11) into equations (12) and (13) leads to the conclusion 
that the derivative of either axes current is cross-coupled with both the d-axis and q-axis 
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currents.  To simplify the controller design decoupling between the d-axis and q-axis 
components must be achieved as unsatisfactory dynamic performance would otherwise result 
[6, p. 147]. 
      gd cd gd gqv v sL R i Li   (14) 
      gq cq gq gdv v sL R i Li   (15) 
Equations (14) and (15) represent the Laplace transformation of the synchronous frame 
equations (10) and (11) to move from the time domain to the frequency domain.  Analysis in 
the time domain would present difficulties since the equations are non-linear. 
  ( ) /   gd gd cd gqi v v Li sL R   (16) 
  ( ) /   gq gq cq gdi v v Li sL R   (17) 
Equations (16) and (17) represents the transfer functions of the system model that will be used 
in the inner current controllers. 
2.3. Current Controllers 
The current control methods for the voltage source converter can be generalized as 
either an on-off controller where the controller and modulation are combined or a controller 
with an open-loop PWM block.  With an open-loop PWM block there are many different types 
of linear controllers that can be implemented such as proportional-integral, state feedback, 
resonant, and predictive as well as the additional benefit of utilizing many different types of 
open-loop modulators such as sinusoidal PWM, space vector PWM, and optimal PWM since the 
compensation for the current error feedback and the voltage modulation are separate parts [5, 
p. 116]. 
2.3.1. Proportional-Integral Controller Model 
For the PI controller, the proportional gain provides the high-frequency response while 
the integral gain ensures the output corresponds to the set-point in steady-state [7, p. 67], [8, 
p. 37].  The conversion of the PI controllers from the time domain to the frequency domain are 
represented in (18) and(19).  In order to account for the difference in the desired and actual 
current a voltage reference is requested for the voltage source converter to generate [5]. 
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cd p c gd gd i c gd gd
i c gd gd
p c gd gd
p ci c
gd gd p c i c
i c i c
v K i i K i i dt
K i i
K i i
s
KsT
i i K T
sT K
    

  
 
    
 
  (18) 
 
   
 
 
 
* * *
, ,
*
,*
,
,,*
, ,
, ,
   
 
1
cq p c gq gq i c gq gq
i c gq gq
p c gq gq
p ci c
gq gq p c i c
i c i c
v K i i K i i dt
K i i
K i i
s
KsT
i i K T
sT K
    

  
 
    
 
  (19) 
The transfer functions of PI controllers can be represented in the following forms in 
equation(20) and the derivation between the different forms can be found in Appendix D: 
Proportional-Integral Controller Forms. 
 
1
1
  
p
pii i
pi p p i i
i i
K
s
KKK sT
G K K K T
s sT s K
 
 
        (20) 
2.3.2. Converter Model 
The worst case execution time of the voltage source converter’s computational device is 
represented in (21) as the sample period.  The statistical delay of the modulator for the voltage 
source converter is represented in (22) as the average time required for the ability to generate 
the desired voltage [1, pp. 317,351], [9, pp. 118-119]. 
 mp sT T   (21) 
 0.5PWM sT T   (22) 
 1.5  d mp PWM sT T T T    (23) 
The voltage source converter transfer function in (24),(25), and (26) is modeled as a first order 
low pass filter with a bandwidth determined by the sum of the delays in (23) and gain due to 
modulation technique chosen [5, p. 147], [8, p. 35]. 
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1  
dsTconv
converter conv
d
K
G K e
sT


   (24) 
 * 
1  


conv
cd cd
d
K
v v
sT
  (25) 
 * 
1  


conv
cq cq
d
K
v v
sT
  (26) 
The cascaded representation [8, p. 17] of the PI Controller and voltage source converter 
transfer function is represented in (27) and(28). 
  
*
,*
,
,
1
1  
cd
i cconv
cd gd gd p c
d i c
v
sTK
v i i K
sT sT
 
      
  (27) 
  
*
,*
,
,
1
1  
cq
i cconv
cq gq gq p c
d i c
v
sTK
v i i K
sT sT
 
      
  (28) 
2.3.3. Feedforward and Disturbance Decoupling 
By rearranging (14) and (15) the system transfer function can be represented in (29) 
and(30).  Using rules from the block diagram representation of cascaded transfer functions [8, 
p. 17] the negative unity gain (inversion) indicated in the leftmost part of (29) and (30) can then 
be rearranged to reside on the output of the PI Controller transfer function.  To achieve a 
controller design with decoupling the unwanted the d-axis and q-axis current components in 
the system transfer function should be treated as disturbances with the inverted d-axis or q-
axis component added to the output of the PI Controller transfer function.  This cancels out the 
effect of the d-axis or q-axis current disturbance represented in the system transfer function 
which can be derived using Mason’s signal flow rules [8, p. 134].   Since the d-axis and q-axis 
grid voltage components from the system transfer functions are known, the feed-forward 
technique can be used to add this information to improve the command response of the 
current controller [8, p. 145] thereby allowing the voltage source converter excitation to 
respond only to corrections required to meet the desired d-axis or q-axis current reference. 
  ( )cd gd gq gd
inv
v v Li sL R i      (29) 
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  ( )cq gq gd gq
inv
v v Li sL R i       (30) 
   ,* * ,
,
 & 
 
1
 i ccd gd gd p c gq gd
inv i c
Decoupling
FeedforwardPI Output
sT
v i i K Li v
sT

 
      
 
  (31) 
   ,* * ,
,
 &
 
1
 i ccq gq gq p c gd gq
inv i c
Decoupling
FeedforwardPI Output
sT
v i i K Li v
sT

 
      
 
  (32) 
2.3.4. Anti-Aliasing Filter Feedback Model 
For the feedback model in the non-unity closed loop transfer function of the current 
controller a multiple feedback 2nd order, low pass analog filter implemented on the current 
measurement is modeled as a 1st order low-pass filter using the cut-off frequency of the 2nd 
order MFB filter [8, p. 29].  The filter helps in reducing gain near and above the resonant 
frequency while the cost is the phase lag it introduces and subsequently the reduced phase 
margin. 
 ,
1
 
1  
feedback i
aaf
G
sT


  (33) 
  2aaf cut offT f    (34) 
2.3.5. Per-Unit Representation 
For simplification in the controller tuning methodology and selection of components 
(35) and (36) show the conversion of the d-axis and q-axis system transfer functions (14) and 
(15) to per-unit representation using Appendix A: Per Unit Values. 
 
   
 
, , , ,
, , , ,
, , , ,  
b gd pu cd pu pu b pu b gd pu b pu b pu b gq pu b
pu pu bb b
gd pu cd pu b pu gd pu pu b gq pu
b b b b
pu
gd pu cd pu pu gd pu pu gq pu
b
V v v sL L R Z i I L L i I
sL L ZI I
v v Z R i i
V V
sL
v v R i L i
 
 
 

   
   
      
   
 
    
 
   (35) 
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V V
sL
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 
 

   
   
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   
 
    
 
  (36) 
Equations (37) and (38) represent the conversion of the converter transfer function gain to the 
per-unit representation dependent upon the applied modulation technique chosen for the 
voltage source converter. 
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  (37) 
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  
  
  
  

  (38) 
2.3.6. Block Diagram Representation of Transfer Functions 
The combination of generic controller, converter, system, and feedback blocks is 
represented as a closed loop feedback diagram as shown in Figure 5.  By substituting the 
respective d-axis and q-axis transfer functions for the controller, converter, system, and 
feedback into the blocks of Figure 5 the resultant Figure 6 and Figure 7 then represent the 
decoupled d-axis and q-axis current controllers for the voltage source converter.  For 
development of the tuning method used on the current controllers Figure 6 and Figure 7 are 
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then simplified to Figure 8 and Figure 9 to represent the decoupled d-axis and q-axis current 
controllers in per-unit representation. 
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Figure 5 - Typical Closed-Loop Feedback System 
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Figure 6 - Decoupled Current Controller (d-axis) 
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Figure 7 - Decoupled Current Controller (q-axis) 
 
,
,
,
1 i c
p c
i c
sT
K
sT

1
 
pu
pu
b
sL
R


,c controllerG
,cd puv
converterG


error*
,gd pui ,gd pui
,
1  
conv pu
d
K
sT
,system LG
1
1  aafsT
plantG
feedbackG
, ,gd pu measuredi
*
,cd puv
 
Figure 8 - Simplified Representation of the Decoupled Current Controller (d-axis) 
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Figure 9 - Simplified Representation of the Decoupled Current Controller (q-axis) 
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2.3.7. Modulus Optimum Tuning of Current Controller 
Each block in the closed loop current controller contributes phase lag and gain to the overall 
response.  When 180 degrees of phase lag is introduced into the controller, positive feedback 
will result.  With positive feedback and unity gain through the loop the control system is 
classified as unstable.  Finding the optimal values for the PI Controller parameters will mitigate 
this and other unstable scenarios for the control system.  An optimization method is a robust 
technique for determining PI controller parameters.  By utilizing the magnitude optimum tuning 
technique a frequency response of the current controller’s reference to actual output will be as 
close to unity as possible for low frequencies [7, p. 166]. 
By evaluating the product of the forward path and feedback transfer functions of Figure 8 or 
Figure 9 results in the current controller open loop transfer function as in (39) [10, p. 6.6]. 
 
, , , ,
,,
,
,
,,
,
,
1
1 1
1  1  1  
1
1
1  ( ) 1  
cc OL pi c converter system L feedback i
conv pu pui c
p c
i c d L aaf
conv pu pui c
p c
i c d aaf L
G G G G G
K RsT
K
sT sT sT sT
K RsT
K
sT s T T sT

 
     
               
 
 
 
   
          

 


  (39) 
The system inductance is dominant pole.  The poles introduced by the converter and feedback 
transfer functions are considered minor and are therefore approximated in the open loop 
transfer function with(40). 
 &a d aaf L d aafT T T T T T    (40) 
The magnitude optimum utilizes the dominant pole cancellation technique to mitigate the 
effect of the pole introduced by the system inductance with the zero of the PI controller 
with(41).  
 ,  i c LT T dominant pole cancellation   (41) 
Following the design procedure for magnitude optimum by evaluating the structure of (39) the 
proportional gain is specified in(42) [7, p. 171]. 
 ,
,2
pu L
p c magnitude optimum
con pa v u
R T
K
T K
   (42) 
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Substituting (41) and (42) into (39) results in the simplified open loop current controller of(43). 
 
 ,
1
2
1  
a
cc OL
a
T
G
s sT


  (43) 
The closed loop current controller found in (44) when algebraically reduced can be recognized 
as the standard form of a second order transfer function depicted in (45) when ignoring the 
zero introduced by the feedback transfer function. 
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   
 



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
2
, ,
2 n
n
a
p c conv pu
L pu
K K
s
sT T R
 
 
    
  
  (44) 
 
2
2 2
2  
2
n
n n
Standard Form nd Order Transfer Function
s

 

 
  (45) 
The response of the standard form of a second order transfer function can be classified as 
overdamped, critically damped, and underdamped with n  referred to as the undamped 
natural frequency and   referred to as the damping ratio in (45) [10, p. 7.8].  A fast dynamic 
response for the current controller is desirable so (44) will reflect an underdamped second 
order transfer function.  By using (46) a desirable phase margin and percent overshoot can be 
found for an underdamped second order transfer function. 
 
 
2
2
1
/ 1
0 1,
(1 )
/
the resulting oscillatory system response is underdamped
Perce
k
Pha
nt Ov
se Margin
ershoot
tan k
e  



 
 
 

  (46) 
By choosing the damping ratio defined in(47), as the modulus optimum method does, 
the underdamped response will provide the optimal rise and settling time for a low amount of 
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overshoot for the response of a second order transfer function.  A larger damping ratio would 
negatively impact our settling and rise time, but reduce the overshoot.  A smaller damping ratio 
would negatively impact the overshoot and settling time, but positively impact our rise time 
[10, p. 7.9]. 
 0.707    (47) 
By rearranging the characteristic polynomial equation of (44) the relationships in (48) and (49) 
are found. 
 
2
1
n
aT


    (48) 
 
, ,2 p c conv pu
n
pa L u
K K
sT T R
    (49) 
By substituting (48) into (49) the relationship for the proportional gain is defined in (50) for a 
particular damping ratio and control system parameters. 
 , 2
,4
pu L
p c
a conv pu
R T
K
T K
   (50) 
By substituting (50) into (44) the closed loop current controller can be further simplified to (51). 
 , 2 2 2 2
1  
4 4 1
aaf
cc CL
a a
sT
G
T s T s 



  (51)  
2.4. Voltage Controller 
The voltage source converter that maintains the DC Bus level is designed with multiple 
loop control [11, p. 16.24].  The voltage controller is the outer loop with the tuned current 
controller residing within.  From the perspective of the voltage controller the inner current loop 
acts as a low pass filter [8, p. 52]. 
2.4.1. Proportional-Integral Controller Model 
The conversion of the PI controller from the time domain to the frequency domain is 
represented in(52).  In order to account for the difference in the desired and actual dc bus 
voltage level a d-axis current reference is requested for the voltage source converter to 
generate [5]. 
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sT
V V K
sT
    

  
 
    
 
  (52) 
2.4.2. Approximation of Current Controller Model 
The zero due to the feedback in the closed loop current controller of (51) can be ignored 
since it wouldn’t negatively affect the system until well beyond the bandwidth of the current 
controller [12, p. 600].  Using the damping ratio in (47) the second order transfer function of 
the closed loop current controller is approximated in (54) as a first order low pass filter [7, p. 
55], [5, p. 131].  If the total impact of the anti-aliasing filter in the current controller is ignored 
then the relationship between the computational device sample time and bandwidth of the 
current controller is defined in(55) [1, pp. 215, 351]. 
 , 2 2 2 2 2
1 1
 
4 4 1 1  4
cc CL
a aa
G
T s T s s T  

 
   (53) 
 ,1
1
0.707
1  2
cc stOrdAppx
a
G
s T
 

  (54) 
 2 3cc a s anti aliasing filter is iT T T gnored    (55) 
2.4.3. Power Balance Model 
To establish the power balance between the ac and dc side of the voltage source 
converter the relationship of dc voltage to d-axis current is required.  Applying Kirchhoff’s 
current law to Figure 4 the relationship between the phase currents, load current, and dc-link 
capacitor current is defined in (56) using the switch states of (57) [11, p. 11.7]. 
 ( 1, 0, 0) 1 8C o dc a ga b gb g a b cc ci i i S i S i S i S is of possible statesS S          (56) 
 
1 ( , , )
0 ( , , )
x
x
S
S
the upper IGBT of one leg in the converter is switched ON x a b c
the lower IGBT of one leg in the converter is switched ON x a b c
 
 
  (57) 
The instantaneous power balance for the voltage source converter in the synchronous rotating 
dq frame neglecting any losses is expressed in(58) since the ac-side active power is equal to the 
dc-side power [1, p. 213]. 
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  3    
2
C
dc
dc dc dc o dc dc gd gd gq gq dc ac
i
v
v C v i v i v i v i P P
d
dt
       (58) 
Applying the small signal linearization to (58) leads to(59).  The goal is to find the transfer 
function between the d-axis current and dc voltage so all perturbations including second-order 
signal perturbations are ignored resulting in (60) [1, p. 214]. 
  ( )) ) )
ˆ 3ˆ ˆ ˆˆ ˆ ˆ ˆ( ( ( ( ( ( (
2
) ) ) )dc dcdc dc dc dc dc o o gd gd gd gd gq gq gq gq
V v
V v C
d
d
V v I i V v I i V v I i
t

         (59) 
  
ˆ 3 ˆˆ
2
dc
dc dc dc o dc o gd gd gd gd gq gq
v
V C v I V I V I V i I
d
dt
V      (60) 
Simplification of (60) considering (61) leads to(62). 
  3
2
dc o gd gd gq gqV I V I V I    (61) 
  
ˆ 3 ˆˆ
2
dc
dc dc dc o gd gd
v
V C v
d
I V
d
t
i   (62) 
Applying algebraic manipulation to (62) leads to the relationship of dc voltage to d-axis current 
in(63).  
 
 
 
 
ˆ 3 ˆ
1
( )
1
3 ( ) 3
1
ˆ
2
ˆ 3 ˆˆ
2
ˆ 3 ˆˆ
2
ˆˆ
2
ˆ 1
3
(
1ˆ
3
2
)
dc
dc dc dc o gd gd
dc
dc dc dc o gd gd
dc
dc
gd dc dc o gd gd dc gd
o o
dc dc gd
o
dc
gd
dc
o
d
dt
d
v
V C v I V i
d
v
V C v I V i
V
v
V C v I V i V V
R I
v C i
R
v
i C
t
d
dt
s
s
R







 


  (63) 
From a controller tuning perspective, the worst case stability standpoint of (63) simplifies to(64) 
during no load operation since the pole would reside on the imaginary axis [13, p. 711], [14, p. 
103]. 
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ˆ 1
ˆ 2
3
0dc o o
dcgd
v
R I
Csi
    (64) 
2.4.4. Digital Filter Feedback Model 
To ensure that the inner current loop is at least 5 times faster than the outer voltage 
loop a digital low pass filter in (65) is used on the voltage feedback to slow the system response 
down [14, p. 375], [8, p. 52] but without the introduction of unnecessary filtering that would 
lead to sluggish control [8, p. 16].  By setting the frequency in (66) to half of the computational 
device’s update rate and examining the scenario of a step function applied to (65) leads to a 
delay of 6 sample periods to reach 95% of the input [1, p. 218]. 
 ,
1
1  
feedback v
lp
G
sT


  (65) 
 0.5lp sF F   (66) 
2.4.5. Per-Unit Representation 
For simplification in the controller tuning methodology (67) shows the conversion of the 
power balance transfer function (64) to per-unit representation using Appendix A: Per Unit 
Values. 
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v
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Z
v
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


 

  (67) 
2.4.6. Block Diagram Representation of Transfer Functions 
The non-unity closed loop feedback diagram for the per-unit representation of the 
voltage controller is shown in Figure 10.  The 6 sample period delays introduced into the design 
of the voltage controller as a result of a step response with respect to the voltage feedback 
transfer function results in the desired slowdown of the system and Figure 10 can be further 
simplified to Figure 11 [15, pp. 758-759], [11, p. 16.26]. 
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Figure 10 - Per Unit Voltage Controller 
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Figure 11 - Simplified Per Unit Voltage Controller 
2.4.7. Symmetrical Optimum Tuning of Voltage Controller 
By utilizing the symmetrical optimum tuning technique a cross-over frequency with the 
maximum amount of phase margin is obtained from the geometric mean between the 
approximated current controller with delay and PI controller frequencies that result in an 
optimum amount of damping for the voltage controller [16, pp. 85-87]. 
Evaluating the product of the forward path and feedback transfer functions of Figure 11 results 
in the voltage controller open loop transfer function as in(68) with the time constants simplified 
in (69) and (70). 
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  (68) 
 6b cc mpT T T    (69) 
 
,dc pu
cap
b
C
T

   (70) 
By first determining the integral component of the PI controller in (71) the cross-over frequency 
can then be determined in(72). 
 2,  , 1i v bT a T a    (71) 
 
,
1 1
 d
bb i v aTT T
    (72) 
By evaluating the cross-over condition of the open loop transfer function of the voltage 
controller in (73) the gain component of the PI controller can be determined in(74). 
  , 1vc OL djG     (73) 
 ,
,
cap cap
p v
bb i v
T T
K
aTT T
    (74) 
The open loop voltage controller in (68) can be further simplified to (75) by substitution of PI 
controller parameters defined in (71) and (74). 
 
2
, 2 3 2
11
1  
vc OL
b
b
b
a T
G
sTs a T
s  
       
  (75) 
The unity feedback closed loop voltage controller simplifies to(76). 
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  (76) 
By evaluating the denominator of the closed loop voltage controller a pole exists at (77) [17, p. 
29] and with that knowledge by applying long polynomial division leads to the simplification of 
the closed loop voltage controller in(78). 
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The poles of the standard form of a second order transfer function (45) are represented in(79). 
 2 2 22  n n nPoles of Standard Form nd Order TF         (79) 
The poles of the third order closed loop voltage controller (76) simplified to first and second 
order systems in (78) lead to the calculation of the poles in (80). 
 
 
 
1
2
2,3 2 2 2 2
2
1
1 1 1
2
1 1
11
4
1
2 4
1
n
n
n
b
b b b
b
s
aT
aa
s
aT a T a T
aa
aT

 

 

 
 
 
   
 







  (80) 
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Evaluating (80) provides insight for practical values of a following the criteria defined in (71) for 
the symmetrical optimum tuning.  With 1a  and 3a   one real and two complex poles exist 
with the selection of a  impacting the damping ratio (81) which in turn determines the 
oscillatory part of the response. 
 
1
2
a


   (81) 
When 3a   the oscillatory response is removed since three real poles exist and the system can 
be further dampened by increasing a .  Further evaluation of the open loop voltage controller of 
(75) identifies a double integrating term causing the step response of the closed loop voltage 
controller to exhibit significant overshoot.  To eliminate this overshoot caused by the lead term 
of the PI Controller a corresponding low pass filter is inserted before the input to the closed 
loop voltage controller in Figure 12 [16, p. 87], [11, p. 16.26]. 
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Figure 12 - Simplified Per Unit Voltage Controller with Prefilter 
2.5. Active and Reactive Controller Models 
The transfer of power between the grid and the voltage source converter in Figure 4 is 
represented with the dq synchronous reference frame active and reactive power equations of 
(83) and(84).  In order for the voltage source converter to achieve the vector control method 
known as voltage oriented control the d-axis of the synchronous frame must be aligned to the 
grid voltage vector.  With the d-axis of the synchronous frame aligned to the grid voltage vector 
the magnitudes will be equal to one another resulting in the q-axis of the synchronous frame 
equal to zero [6, p. 145].  Evaluation of (83) and (84) leads to the conclusion that the active 
power transferred is a result of controlling the d-axis of the synchronous frame current while 
the reactive power transferred is a result of controlling the q-axis of the synchronous frame 
current. 
24 
 
 
 
2
0
2
g gd gd gq gq
gd gd gq
3
P v i v i
3
v i v

 
  (83) 
 
 
2
0
2
g gq gd gd gq
gd gq gq
3
Q v i v- i
3
v i v

  
  (84) 
2.5.1. Open Loop Model 
The voltage source converter that controls the power consumed and or supplied to the 
grid is designed with open loop control of the active and reactive power [18, p. 70].  In order for 
the PQ controllers to interface the dq current controllers (83) and (84) are simplified to per-unit 
representation in (85) and (86) using Appendix A: Per Unit Values. 
 2 2
b b g,pu b gd,pu b gd,pu
g,pu gd,pu gd,pu
3 3
V I P V v I i
P v i


  (85) 
 2 2
b b g,pu b gd,pu b gd,pu
g,pu gd,pu gq,pu
3 3
V I Q V v I i
Q v i

 
  (86) 
The per-unit open loop PQ controllers are represented in (87) and(88). 
 * *, , g pu gd,pu gd puP v i   (87) 
 * *, , g pu gd,pu gq puQ v i   (88) 
2.6. Phase-Locked Loop 
For voltage oriented control of the voltage source converter the grid voltage angle must 
be detected in order to align the d-axis of the synchronous frame to the grid voltage vector.  
With the coordinate transformation of the grid voltage from the abc three-phase stationary 
reference frame to the   two-phase stationary reference frame the grid voltage angle can 
then be detected in(89).  However, any harmonic content present on the grid voltage may 
distort the measured angle so instead a phase locked loop is employed [6, pp. 144-145]. 
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v
v
    (89) 
The general concept of the phase-locked loop is to use a PI Controller to establish the grid 
voltage angle from the grid voltage vector.  With the actual grid voltage angle detected, the 
transformation of the grid voltage vector to the   two-phase stationary reference frame is 
defined in (90) and (91) [19, p. 81]. 
 gα g gv v cos   (90) 
 gβ g gv v sin   (91) 
Substituting (90) and (91) into the coordinate transformation of the   two-phase stationary 
reference frame to the dq synchronous reference frame in Appendix B: Coordinate 
Transformations results in (92) and (93).  Evaluating (93) shows that when the grid voltage 
angle is established the q-axis of the synchronous frame grid voltage is zero. 
  2 2
2 2 1
gd g gα g gβ
g g g
g g g
v v v
v
cos sin
cos sin
os sv c in
 
 
 
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 


  (92) 
  
0
gq g gα g gβ
g g g g g
v sin cos
s
v v
in cos cos sv in
 
   
 




  (93) 
The output of a PI controller represents the deviation control signal.  Since a correct 
detection of the grid voltage angle results in zero for the q-axis of the synchronous frame grid 
voltage, it is used as the input to the PI Controller.  The addition of the steady-state term to the 
PI Controller output represents the actual control signal instead of simply the deviation control 
signal which would result without the addition of the steady-state term [19, p. 91].  By adding 
the base grid frequency as the bias signal to the PI controller output deviation control signal 
calculated from the q-axis of the synchronous frame grid voltage the grid frequency is 
established in(94). 
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The result of the integration of grid frequency leads to the grid voltage angle in(95). 
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g
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  (95) 
The sampling delay of the computational device can be modeled as a first order low pass filter 
in (96) with a bandwidth determined by the sampling time of the computational device in (21) 
[20, p. 59]. 
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With the transfer functions for the controller, computational device, and integrator known the 
resultant diagram for the detection of the grid voltage angle using a phase-locked loop is 
represented in Figure 13. 
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Figure 13 - Phase-Locked Loop for Grid Voltage Angle Detection 
2.6.1. Symmetrical Optimum Tuning of Phase-Locked Loop 
By utilizing the symmetrical optimum tuning technique a cross-over frequency with the 
maximum amount of phase margin is obtained from the geometric mean between the 
computational device and PI controller frequencies that result in an optimum amount of 
damping for the phase-locked loop. 
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Evaluating the product of the forward path of Figure 13 results in the phase-locked loop 
transfer function as in(97). 
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  (97) 
Since the application of the phase-locked loop is for the electric grid the frequency should 
remain fairly constant which allows the bandwidth of the phase-locked loop to be designed 
with the maximum amount of phase margin in relation to the grid frequency in(98) [20, p. 60] 
to find the most robust phase-locked loop output.  By establishing alpha in (99) the appropriate 
integral component of the PI controller is determined in(100). 
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By evaluating the cross-over condition of the transfer function of the phase-locked loop in (101) 
the gain component of the PI controller can be determined in(102). 
   1pll djG     (101) 
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3. Project Implementation 
The project installation resides at the University of Wisconsin – Milwaukee electrical 
engineering lab located on the second floor of the USR Building.  Figure 14 is the one line 
diagram of the project installation while Figure 15, Figure 16, and Figure 17 are photos of the 
installation.  The elements in Figure 14 refer to the channels on the Yokogawa power analyzer 
used to measure the system’s phase voltages and currents. 
Isolation
Transformer Reactor
“VDC”
Converter
“PQ”
Converter Reactor
Isolation
Transformer
Element 1: Phase Voltage A
Element 1: Current A
Element 2: Current B
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Figure 14 - Project Implementation & Yokogawa Measurements 
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Figure 15 - Project Photo 1 
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Figure 16 - Project Photo 2 
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Figure 17 - Project Photo 3 
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3.1. Supply and Isolation Transformers 
A delta-wye 500 kVA transformer configured for 4160VAC on the primary and 480VAC on 
the secondary supplies 480VAC at 60Hz to two fused electrical disconnects designated for this 
project in the electrical engineering laboratory.  Each of the electrical disconnects feeds a single 
isolation transformer.  The two delta-wye 75 kVA isolation transformers used in this project 
were donated by Eaton.  Since an electrical installation from the supply transformer to the 
electrical engineering lab already existed, the 500 kVA transformer was chosen as the 
connection to the grid.  Due to the age of the transformer typical performance data was 
unavailable from the manufacturer.  The manufacturer provided modern day equivalent 
information [21, p. 7] and the equivalent circuit is derived using Appendix F: Delta/Wye 
Transformer Equivalent Circuit in Table 1. 
Transformer Power Rating [kVA] 500 
Transformer Impedance [%] 5.5
 
X/R Ratio 3.36 
No Load Losses (Open-Circuit Test) [Watts] 1300 
Full Load Losses (Short-Circuit Test) [Watts] 7840 
Transformer Resistance [Per-Unit] 0.0157
 
Transformer Reactance [Per-Unit] 0.0527 
Base Primary Winding Resistance [ohms] 103.8336 
Base Primary Winding Reactance [ohms] 103.8336 
Base Primary Winding Inductance [henries] 0.2754 
Base Secondary Winding Resistance [ohms] 0.4608 
Base Secondary Winding Reactance [ohms] 0.4608 
Base Secondary Winding Inductance [henries] 0.0012 
Primary Winding Resistance [ohms] 0.8151 
Primary Winding Leakage Reactance [ohms] 2.7360 
Primary Winding Leakage Inductance [henries] 0.007258 
Secondary Winding Resistance [ohms] 0.003617 
Secondary Winding Leakage Reactance [ohms] 0.0121 
Secondary Winding Leakage Inductance [henries] 3.22e-5 
Magnetization Resistance [ohms] 3.994e+04 
Magnetization Resistance [per-unit] 384.6 
Magnetization Inductance [henries] 28.52 
Magnetization Inductance [per-unit] 103.6 
Table 1 - 500 kVA Supply Transformer Performance Data 
The high voltage connection for the isolation transformer is a delta winding and the low 
voltage connection is a wye winding.  According to [22, p. 6] in a standard three phase 
transformer when the high-low voltage connection is wye-delta or delta-wye the low voltage 
winding lags the high voltage winding by 30 degrees.  Installing the isolation transformer with 
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the primary delta-secondary wye between the point of common coupling and the “PQ” 
converter line reactor provides a phase shift with the primary leading the secondary by 30 
degrees.   Installing the isolation transformer with the primary wye-secondary delta between 
the point of common coupling and the ”VDC” converter line reactor provides a phase shift with 
the primary lagging the secondary by 30 degrees.  This arrangement of the isolation 
transformers provides 60 degrees of angular displacement between the two outputs of the 
back-to-back converters since a common supply feeds both isolation transformers. 
Without the isolation transformers of Figure 14 the back-to-back converters through their 
respective reactor would be connected directly to the point of common coupling defined for 
the system.  With back-to-back converters the zero sequence voltages (3rd, 6th, 9th, etc.) due to 
PWM can cause currents to circulate between the two converters [12, p. 609].  The addition of 
isolation transformers will mitigate the transfer of common-mode noise.  Additionally the 
angular displacement of 60 degrees cancels out the 3rd harmonic currents between the back-to-
back converters. 
Transformer Power Rating [kVA] 75 
Transformer Impedance [%] 4.96
 
X/R Ratio 1.2371 
No Load Losses (Open-Circuit Test) [Watts] 300 
Full Load Losses (Short-Circuit Test) [Watts] 2617 
Transformer Resistance [Per-Unit] 0.0312
 
Transformer Reactance [Per-Unit] 0.0386 
Base Primary Winding Resistance [ohms] 9.216 
Base Primary Winding Reactance [ohms] 9.216 
Base Primary Winding Inductance [henries] 0.0244 
Base Secondary Winding Resistance [ohms] 3.072 
Base Secondary Winding Reactance [ohms] 3.072 
Base Secondary Winding Inductance [henries] 0.00815 
Primary Winding Resistance [ohms] 0.14377 
Primary Winding Leakage Reactance [ohms] 0.177869 
Primary Winding Leakage Inductance [henries] 4.718116e-04 
Secondary Winding Resistance [ohms] 0.047923 
Secondary Winding Leakage Reactance [ohms] 0.05929 
Secondary Winding Leakage Inductance [henries] 1.572705e-04 
Magnetization Resistance [ohms] 2304 
Magnetization Resistance [per-unit] 250 
Magnetization Inductance [henries] 1.36105 
Magnetization Inductance [per-unit] 55.68 
Table 2 - 75 kVA Isolation Transformer Performance Data 
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3.2. Converter 
Two 60 kW three-phase two-level voltage source converters were donated by Rockwell 
Automation.  The converters are connected chassis to ground with the PE-A and PE-B jumpers 
removed.  The PE-A jumper is the circuit for the MOVs and AC EMI capacitors phase to ground 
connection.  The PE-B jumper is the circuit for the common mode capacitors to ground 
connection.  The removal of these jumpers creates an open-circuit to ground. 
3.3. DC Bus Connection 
The converters were placed as close as possible to one another to minimize the connection 
length of the DC Bus to reduce the parasitic inductance of the bus structure and thus provide 
lower peak bus voltages during transient operation, but yet still allow for sufficient operating 
area for the fans in the converter. 
3.4. Pre-Charge 
A method of pre-charging the DC bus is necessary as to not to damage the DC Bus 
capacitors in the power structure of the converter.  In addition to the DC Bus capacitors and 
IGBT section each converter contains a diode rectifier with controllable pre-charge resistor 
circuit that can be optionally used to limit the inrush current during the pre-charge sequence.  
The converter that was chosen to maintain the constant DC Bus voltage level utilized these 
additional parts of the power structure during pre-charge. 
3.5. Voltage Divider and Virtual Neutral 
For voltage based control of the converter the phase voltages must be measured by the 
GP-DSP.  The phase voltages are used for detecting the grid voltage angle and thus establishing 
the phase-locked loop for each converter.  The GP-DSP board has the hardware capabilities to 
measure three voltage inputs up to approximately 120VAC rms.  Since the grid’s typical phase 
voltage measurement of 277VAC rms exceed the hardware capability of the GP-DSP board a 
voltage divider was needed.  A virtual neutral circuit was used to measure each phase voltage 
opposed to converting line voltage measurements to phase voltages within the DSP software. 
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Figure 18 - One Line Diagram Representation of Converter, Impedance, and Grid 
A multiple feedback 2nd order, low pass analog filter is implemented on the GP-DSP 
board layout for each voltage measurement circuit prior to the ADC.  By measuring the phase 
voltages between the reactor and isolation transformer as depicted in Figure 18 the voltage 
harmonic spectrum produced by the converter is slightly attenuated by the ratio 
 isolation xfmr isolation xfmr reactorZ Z Z   which consist of the component impedances [23, p. 82].  
Replacing the voltage measurement with a grid voltage estimator or virtual flux estimator [5, p. 
453] was not considered since the measurement of the phase voltages by the GP-DSP board 
provided adequate filtering to firmly detect the grid voltage angle. 
3.6. GP-DSP 
The general purpose DSP board with a Texas Instruments TMS320F2812 was designed by 
Rockwell Automation in order to interface and control a converter’s power structure.  The 
ribbon cable between the Rockwell Automation converter and general purpose DSP board 
should be the same one supplied by Rockwell Automation that connects to the standard DSP 
provided with the converter. 
3.7. Reactor Selection, DC Bus Level, and Converter Switching Frequency 
There are multiple methods for the determining the actual component values of Figure 
14.  A typical method is to begin by determining the inductance of the reactor by selecting the 
range of current with emphasis on the nominal value the converter will need to handle (103), 
the grid voltage (104), and the maximum allowable total demand distortion [24, p. 487].   
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The worst case scenario for the harmonic current according to [25, p. 7] at the point of 
common coupling for Figure 14 is (105) where ,L supply xfmrI  represents the maximum demand 
load current and ,SC supply xfmrI  represents short-circuit current for the secondary of the supply 
transformer. 
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The largest possible practical value of inductance is desired to provide the lowest 
current ripple [26, p. 54], [5, p. 435] since the current ripple is independent of the power being 
transferred [4, p. 232].  An estimate of current ripple for a converter utilizing space vector 
modulation connected to the grid through the system inductance is given in (106) [26, p. 56]. 
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To minimize the voltage drop across the reactor the maximum value of inductance is limited to 
0.1 per unit [23, p. 56], [7, p. 142] with the voltage drop as a result of the resistance of the 
reactor considered negligible.  The reactor purchased from MTE has a continuous current rating 
and inductance(107).   
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The per-unit value of inductance for the reactor is defined in (108) [2, p. 170]. 
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In addition to the cancellation of harmonics generated by the converters the use of isolation 
transformers provides additional inductance to the system determined by(109) [27, p. 29]. 
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The maximum required bus voltage for (106) is chosen in order to find the worst case 
scenario of ripple current.  Since the active (110) and reactive power (111) supplied or 
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consumed between the converter and grid is accomplished by controlling the phase angle   
and magnitude of the converter voltage with respect to the grid voltage [4, p. 496] the scenario 
where the converter needs to supply reactive power to the grid requires the highest bus 
voltage level (112). 
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By using (2) and assuming the maximum linear modulation index for SVM, the minimum DC bus 
voltage in order to meet the converter output phase voltage requirement when delivering 
reactive power to the grid is given in(114). 
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   (114) 
To account for variations in the grid voltage and simplification of the DC side base values in 
Appendix A: Per Unit Values, twice the base voltage was chosen for the DC bus voltage 
level(115). 
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To remain within the boundary determined by the total demand distortion of current the 
inductance of the system is given in (116) [28, p. 35], [29, p. 450]. 
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Since the inductance of the system and the maximum harmonic current are known, the worst 
case converter harmonic voltage magnitude ,phase hV  and order h  must be determined for(116).  
The magnitudes of the voltage harmonic spectrum generated by the converter are dependent 
upon the pulse width modulation technique chosen while the order of the major sideband 
harmonics generated by the converter are determined by the converter switching frequency sf  
and fundamental frequency of  of the grid [30, pp. 289-290]. 
In order to minimize harmonic distortion and fully maximize the grid voltage supply for 
this installation synchronous double-edge symmetrical regular sampled space vector 
modulation was the technique chosen for the converter.  The voltage harmonic spectrum in 
Figure 19 was calculated for space vector modulation single update, symmetrical, with a 
triangular carrier [30, pp. 276-290] at multiple converter switching frequencies using (117) and 
Table 3.  The switching frequencies chosen were integer ratios of the fundamental frequency 
that would produce odd major sideband harmonics since even sideband harmonic currents are 
limited to 25% within their respective harmonic ranges [25, p. 7].  Double-edge asymmetrical 
regular sampled space vector modulation was only used for the model-in-the-loop simulation 
since difficulties arose in the actual implementation for the GP-DSP. 
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Table 3 - Outer and Inner Double Fourier Integral Limits for SVM 
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Figure 19 - Analytical Harmonic Voltage vs. Switching Frequency for Double-edge Symmetrical Regular Sampled SVM 
With rearrangement of (116) the actual harmonic currents in Figure 20 can be 
calculated from the system inductance and converter harmonic voltage spectrum in Figure 19.  
Examination of the harmonic currents in Figure 20 show that the estimation in the minimum 
switching frequency falls on the border of 4500 or 4860 hertz in order to meet the harmonic 
current limits imposed at the secondary of the supply transformer for a single converter. 
 
Figure 20 - Analytical Harmonic Current vs. Switching Frequency for Double-Edge Symmetrical Regular Sampled SVM 
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3.8. Control Overview 
An overview of the power filtering topology and block diagram of the converter control 
schemes are shown in Figure 21. 
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Figure 21 - Control Overview in Per-Unit 
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4. Simulation 
The system parameters used for the frequency and time domain analysis of the current 
controller, voltage controller, and phase-locked loop as well as the continuous versus discrete 
controller implementations are listed in(118).  The system parameters chosen are a result of 
the project implementation described in Chapter 3.  The open loop response is used to evaluate 
the gain margin and phase margin, the closed loop response is used to determine the 
bandwidth and peaking, while the step response is used to measure the percent overshoot and 
rise time duration of the system [8, p. 42]. 
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4.1. Current Controller Frequency Domain Analysis 
The optimization method modulus optimum described in Chapter 2.3.7 is used to derive 
the current controller proportional and integral gains as shown in the bold column of Table 4.  
The remaining proportional and integral gains listed in Table 4 are a result of substitutions for 
the damping ratio defined by modulus optimum.  As can be seen in Figure 22 and Figure 23, 
increasing the switching frequency and processor update rate increases the proportional and 
integral gains at various damping ratios. 
   0.4 0.5 0.6 0.7 0.707 0.8 0.9 1 
,p cK   0.86288 0.55225 0.38350 0.28176 0.27612 0.21572 0.17045 0.13806 
,i cdiscreteK   0.00227 0.00145 0.00101 0.00074 0.00073 0.00057 0.00045 0.00036 
,c cdiscreteK   0.00263 0.00263 0.00263 0.00263 0.00263 0.00263 0.00263 0.00263 
,i cT   0.07836 0.07836 0.07836 0.07836 0.07836 0.07836 0.07836 0.07836 
,i cK   11.0115 7.0473 4.8940 3.5956 3.5237 2.7529 2.1751 1.7618 
Table 4 - Current Controller Tuning Modulus Optimum at 4860 Hz Switching Frequency 
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Figure 22 - Current Controller Proportional Gain versus Switching Frequency versus Damping Ratio 
 
 
Figure 23 - Current Controller Integral Gain versus Switching Frequency versus Damping Ratio 
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The bode diagram of the current controller’s open loop response to various damping 
ratios is used to determine the range of phase margin (Figure 24).  The phase margin increases 
with an increase in the damping ratio as can be seen in Table 5.  The current controller open 
loop transfer function (119) was derived with the modulus optimum proportional and integral 
gains. 
 
Figure 24 - Current Controller Open-Loop Response for Various Damping Ratios 
 
   0.4 0.5 0.6 0.7 0.707 0.8 0.9 1 
[ ]
Phase
Margin
degrees
  43.14 51.83 59.19 65.16 65.53 69.86 73.51 76.35 
@
[ / ]
Frequency
Phase
Margin
rad sec
  2866.48 2111.58 1601.97 1243.58 1222.36 985.05 794.91 652.47 
Table 5 - Current Controller Open-Loop Response for Various Damping Ratios 
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The bode diagram of the current controller’s closed loop response to various damping 
ratios is used to determine the range of bandwidth (Figure 25).  The bandwidth decreases with 
an increase in the damping ratio as can be seen in Table 6.  The current controller closed loop 
transfer function (120) was derived with the modulus optimum proportional and integral gains. 
 
Figure 25 - Current Controller Closed-Loop Response for Various Damping Ratios 
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   0.4 0.5 0.6 0.7 0.707 0.8 0.9 1 
[ / ]
Bandwidth
rad sec
  4612.51 3414.38 2567.90 1935.58 1897.02 1459.80 1111.26 862.59 
[ / ]
Undamped
Natural
Frequency
rad sec
 3357.47 2685.98 2238.31 1918.56 1899.27 1678.74 1492.21 1342.99 
[ / ]
Damped
Natural
Frequency
rad sec
 3077.17 2326.12 1790.65 1370.12 1342.99 1007.24 650.44 NA 
[ / ]
Resonant
Frequency
rad sec
 
2623.17 1896.58 1180.79 0 0 0 0 0 
[ ]
Resonant
Peak dB
  2.66 1.25 0.35 0 0 0 0 0 
Table 6 - Current Controller Closed-Loop Response for Various Damping Ratios 
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4.2. Current Controller Time Domain Analysis 
The plot of the current controller’s step response to various damping ratios is used to 
determine the percent overshoot and rise time duration (Figure 26).  The percent overshoot 
decreases and the rise time duration increases with an increase in the damping ratio as can be 
seen in Table 7. 
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Figure 26 - Current Controller Step Response for Various Damping Ratios 
 
   0.4 0.5 0.6 0.7 0.707 0.8 0.9 1 
[%]
Percent
Overshoot   25.37 16.29 9.48 4.60 4.32 1.52 0.15 0 
[ ]
Peak Time
millisec  
1.029 1.337 1.749 2.297 2.332 3.120 4.835 8.881 
( 2%)
[ ]
Settling
Time
Within
millisec
 2.505 3.007 2.655 3.116 3.139 2.238 3.150 4.344 
(10% 90%)
[ ]
Rise Time
Duration
to
millisec
 
0.436 0.610 0.829 1.109 1.131 1.470 1.932 2.501 
Table 7 - Current Controller Step Response for Various Damping Ratios 
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4.3. Voltage Controller Frequency Domain Analysis 
The optimization method symmetrical optimum described in Chapter 2.4.7 is used to 
derive the voltage controller proportional and integral gains as shown in the bold column of 
Table 8.  The remaining proportional and integral gains listed in Table 8 are a result of 
substitutions for the normalizing factor   defined in part by symmetrical optimum.  The 
normalizing factor defines the damping ratio for the second-order subsystem of the voltage 
controller.  As can be seen in Figure 27 and Figure 28, increasing the switching frequency and 
processor update rate increases the proportional and integral gains at various normalizing 
factors. 
  ,p cK  ,i cdiscreteK  ,c cdiscreteK  ,i cT  ,i cK  
2 23.240 0.60403 0.02599 0.00792 2935.6 
2.2 21.127 0.45382 0.02148 0.00958 2205.5 
2.414 19.253 0.34342 0.01784 0.01154 1669.0 
2.5 18.592 0.30926 0.01663 0.01237 1503.0 
2.6 17.877 0.27493 0.01538 0.01338 1336.2 
2.7 17.215 0.24550 0.01426 0.01443 1193.1 
2.8 16.600 0.22013 0.01326 0.01552 1069.8 
2.9 16.028 0.19813 0.01236 0.01664 962.9 
3.0 15.493 0.17897 0.01155 0.01781 869.8 
3.5 13.280 0.11271 0.00849 0.02424 547.7 
4.0 11.620 0.07550 0.00650 0.03167 366.9 
Table 8 - Voltage Controller Tuning Symmetrical Optimum at 4860 Hz Switching Frequency 
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Figure 27 - Voltage Controller Proportional Gain versus Switching Frequency versus Normalizing Factor 
 
 
Figure 28 - Voltage Controller Integral Gain versus Switching Frequency versus Normalizing Factor 
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The bode diagram of the voltage controller’s open loop response to various normalizing 
factors is used to determine the range of phase margin (Figure 29).  The phase margin increases 
with an increase in the normalizing factor as can be seen in Table 9.  The voltage controller 
open loop transfer function (122) was derived with the symmetrical optimum proportional and 
integral gains with a substitution of 4   for the normalizing factor. 
 
Figure 29 - Voltage Controller Open-Loop Response for Various Normalizing Factors 
 
   [ ]Phase Margin degrees  @ [ / ]Frequency Phase Margin rad sec  
2 36.870 252.630 
2.2 41.112 229.664 
2.414 45.0 209.286 
2.5 46.397 202.104 
2.6 47.925 194.331 
2.7 49.354 187.134 
2.8 50.692 180.450 
2.9 51.949 174.228 
3.0 53.13 168.420 
3.5 58.109 144.360 
4.0 61.928 126.315 
Table 9 - Voltage Controller Open-Loop Response for Various Alphas 
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The bode diagram of the voltage controller’s closed loop response to various 
normalizing factors is used to determine the range of bandwidth (Figure 30).  The bandwidth 
decreases with an increase in the normalizing factor as can be seen in Table 10.  The voltage 
controller closed loop transfer function (123) was derived with the symmetrical optimum 
proportional and integral gains.  When the normalizing factor 3   three real poles exist in 
Figure 31 and the oscillatory part of the response from the 2nd order subsystem is removed.  By 
further increasing the normalizing factor to 4   the bandwidth of the voltage controller in 
Table 10 is 1 10  of the current controller bandwidth from Table 6.  With the inner current 
controller 10  times faster than the outer voltage controller enough recommended margin is 
achieved for cascaded control [8, p. 52], [7, pp. 274-276]. 
 
Figure 30 - Voltage Controller Closed-Loop Response for Various Normalizing Factors 
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   [ / ]Bandwidth rad sec  [ / ]Resonant Frequency rad sec  [ ]Resonant Peak dB
 
2 429.135 204.575 4.512 
2.2 389.764 170.028 3.757 
2.414 353.369 139.269 3.170 
2.5 340.211 128.609 2.981 
2.6 325.778 117.253 2.784 
2.7 312.243 106.939 2.610 
2.8 299.535 97.546 2.453 
2.9 287.592 88.955 2.310 
3.0 276.358 97.154 2.272 
3.5 229.193 72.180 1.845 
4.0 193.718 48.248 1.537 
Table 10 - Voltage Controller Closed-Loop Response for Various Alphas 
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Figure 31 - Voltage Controller Closed-Loop Poles for Various Alphas 
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4.4. Voltage Controller Time Domain Analysis 
The plot of the voltage controller’s step response to various normalizing factors is used 
to determine the percent overshoot and rise time duration (Figure 32).  The percent overshoot 
decreases and the rise time duration increases with an increase in the normalizing factor as can 
be seen in Table 11. 
 
Figure 32 - Voltage Controller Step Response for Various Normalizing Factors 
 
  
[%]
Percent Overshoot
 
[ ]
Peak Time
millisec
 
( 2%)[ ]
Settling Time
Within millisec
 
(10% 90%)[ ]
Rise Time Duration
to millisec
 
2 43.39 11.302 32.757 4.192 
2.2 38.13 12.699 34.811 4.656 
2.414 33.55 13.692 29.478 5.167 
2.5 31.97 14.279 31.691 5.378 
2.6 30.29 15.107 34.466 5.629 
2.7 28.75 15.634 37.411 5.881 
2.8 27.34 16.447 40.481 6.137 
2.9 26.06 16.972 43.633 6.397 
3.0 24.58 20.000 47.925 7.780 
3.5 20.34 21.692 63.441 8.045 
4.0 17.31 26.459 80.970 9.529 
Table 11 - Voltage Controller Step Response for Various Normalizing Factors 
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4.5. Voltage Controller with Prefilter Time Domain Analysis 
The plot of the voltage controller’s step response with prefilter to various normalizing 
factors is used to determine the percent overshoot and rise time duration (Figure 33).  The 
percent overshoot decreases and the rise time duration increases in comparison to Table 11 
with the addition of the prefilter as can be seen in Table 12.  Since the desired voltage 
controller characteristics were obtained during testing without the prefilter this technique was 
not part of the simulation, full system model, or the GP-DSP implementation. 
 
Figure 33 - Voltage Controller with Prefilter Step Response for Various Normalizing Factors 
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  
[%]
Percent Overshoot
 
[ ]
Peak Time
millisec
 
( 2%)[ ]
Settling Time
Within millisec
 
(10% 90%)[ ]
Rise Time Duration
to millisec
 
2 8.14 19.323 26.274 9.069 
2.2 4.04 23.728 29.352 11.289 
2.414 1.40 30.185 23.147 14.197 
2.5 0.77 33.723 25.641 15.528 
2.6 0.31 39.397 28.897 17.201 
2.7 0.08 47.481 32.491 18.996 
2.8 0.00 56.429 36.355 20.908 
2.9 0.00 83.191 40.417 22.932 
3.0 0.00 92.420 44.634 25.061 
3.5 0.00 111.333 67.709 37.091 
4.0 0.00 174.268 94.320 51.317 
Table 12 - Voltage Controller with Prefilter Step Response for Various Normalizing Factors 
4.6. Phase-Locked Loop Frequency Domain Analysis 
The optimization method symmetrical optimum described in Chapter 2.6.1 is used to 
derive the phase-locked loop proportional and integral gains in(125).  The bode diagram of the 
PLL’s open loop response is used to determine the phase margin (Figure 34).  With stability the 
focus of the tuning for the PLL a normalizing factor of 10   provided 80   of phase margin. 
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Figure 34 - Phase-Locked Loop Response for Normalizing Factor = 10.0 
4.7. Continuous versus Discrete Time Domain Analysis 
The current and voltage controllers as well as the PLL are defined in the continuous-time 
domain in Chapter 2.  From the system parameters and the PI gains selected for the three 
control loops in Chapters 4 through 4.6, the simplified current and voltage controller models in 
Figure 8 and Figure 11 were then modeled in the continuous-time domain MathWorks Simulink 
environment as shown in Figure 35 and Figure 36. 
 
Figure 35 - Continuous Current Controller 
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Figure 36 - Continuous Voltage Controller 
 To validate the control implementation for the GP-DSP board the discrete-time design of 
the three control loops is required.  By using the appropriate discretization method, the 
transfer functions designed in the continuous-time domain can be transformed in the discrete-
time domain.  There are a number of discretization strategies to choose from; however, in this 
case a numerical integration method was selected.  The numerical method known as 
trapezoidal (bilinear or Tustin) integration was chosen since replacement of the continuous-
time computation of integrals with numerical approximations results in a 3%  distortion limit as 
long as the ratio of sampling frequency to frequency of interest is greater than 10 [31, pp. 50-
51].  The “c2d” function within the MathWorks MATLAB environment converts a continuous-
time domain transfer function to the discrete-time domain equivalent.  By using the “c2d” 
function and specifying the Tustin discretization method on the transfer functions of Figure 35 
and Figure 36 two discrete control loops are realized as shown in Figure 37 and Figure 38. 
 
Figure 37 - Discrete Current Controller 
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Figure 38 - Discrete Voltage Controller 
 
 
Figure 39 - Discrete Tustin PI Controller with Anti-Windup 
The plot of the voltage controller’s step response modeled in both the continuous and discrete-
time domains with integrator anti-windup shows that the addition of a prefilter is unnecessary 
for the voltage controller (Figure 40). 
 
Figure 40 - Continuous vs. Discrete Voltage Controller Step Responses with Integrator Anti-Windup 
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5. TI C2000 Simulink Implementations and Testing 
The control algorithms were developed for the “PQ” and “VDC” converters in the 
MathWorks Simulink 2014B environment.  Along with the libraries MATLAB Coder, Simulink 
Coder, Embedded Coder with TI C2000 support package, and Fixed-Point Designer standalone C 
code is generated for the Texas Instruments C2000 processor family directly from Simulink.  The 
TMS320F2812 is the fixed-point TI processor on the GP-DSP board.  The standalone C code for 
the “PQ” and “VDC” converter is then downloaded to the TI processor with the Texas 
Instruments Code Composer version 5.5.0 software.  The Spectrum Digital C2000 XDS510LC 
USB JTAG Emulator provides the connection between the GP-DSP board and the host 
computer.  The JTAG emulation connection is used for debugging, downloading, and flashing 
the TI processor.  Prior to deploying the “PQ” and “VDC” Simulink applications to standalone C 
code, model-in-the-loop testing was performed with the SimPowerSystems library.  
Development and testing the project’s system-level model was done to ensure proper 
operation and performance of the converters.  Software-in-the-loop and processor-in-the-loop 
testing was omitted from this project. 
5.1. “PQ” and “VDC” Converter Simulink Implementations 
Both converter control implementations are detailed to show the minor differences 
between the “PQ” and “VDC” software. 
5.1.1. Hardware Interrupt 
The hardware interrupt is configured for the ADC in both the “PQ” and “VDC” control 
implementations.  At the end of the GP-DSP’s analog to digital conversion, the ADC posts an 
interrupt that triggers the main subsystem to execute as shown in Figure 41 and Figure 42. 
 
Figure 41 - “PQ” Converter Hardware Interrupt 
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Figure 42 - “VDC” Converter Hardware Interrupt 
5.1.2. Control Overview 
The contents of the “FC1” main subsystem in Figure 41 provide the overview of the 
“PQ” converter control as shown in Figure 43 while the contents of the “FC2” main subsystem 
in Figure 42 provide the overview of the “VDC” converter control as shown in Figure 44.  The 
“DiscreteInputs” subsystem configures the general-purpose I/O registers used to select the 
operation of shared pins for digital input.  The purpose of the digital input associated with the 
“VDC” converter is to command the converter to charge the DC bus voltage to the desired level 
while the purpose of the digital input associated with the “PQ” converter is to command the 
converter to deliver and/or consume the desired amount of Active and/or Reactive power.  
Both the “PQ” and “VDC” digital inputs interface maintained switches located in the project 
installation. 
Specifically, the digital input initiates the “Startup” subsystem and turns the converter 
fan on through the “DiscreteOutputs” subsystem.  The “DiscreteOutputs” subsystem configures 
the general-purpose I/O registers used to select the operation of shared pins for digital output.  
The “Startup” subsystem provides a brief time delay prior to enabling the “Main” subsystem 
and disabling the “DisablePWM” subsystem which allows the converter to begin modulating.  
The “ADC” subsystem configures the 12-bit ADC to perform the analog-to-digital conversions on 
the signals representing the converter’s phase voltages measured after the reactor and 
currents.  The “PQ” GP-DSP board’s ADC digitizes the analog signals associated with the Active 
and Reactive power references while the “VDC” GP-DSP board’s ADC digitizes the analog signal 
associated with the DC bus voltage reference.  The “Conversions” subsystem takes the digitized 
analog signals and converts the signals to per-unit representation.  The “Main” subsystem 
provides the duty cycle reference to the pulse width modulator “PWM_A” block. 
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Figure 43 - "PQ" Converter Control Overview 
 
 
Figure 44 - "VDC" Converter Control Overview 
5.1.3. Signal Conversions 
The contents of the “Conversions” subsystem in Figure 43 show the digitized analog 
signals used for “PQ” converter control as shown in Figure 45 while the contents of the 
“Conversions” subsystem in Figure 44 show the digitized analog signals used for the “VDC” 
converter control as shown in Figure 46.  Since the converter power structure was originally 
designed by the manufacturer for interfacing an induction motor when active power is flowing 
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from the converter to the motor the phase voltage and current are expected to be essentially 
aligned.   Since the converters in this application are interfaced to the grid when active power is 
flowing from the converter to the grid the phase voltage and current are expected to be 
essentially 180 out of phase with one another.  By adding the “Invert” subsystem the 
converter current sensing feedback is correctly applied to this application. 
The “Convert4” and “Convert1” subsystems scale the digitized phase voltages and 
currents to per-unit representation.  The “Convert5” and “Convert2” subsystems transform the 
per-unit phase voltage and currents from the abc stationary reference frame to the dq rotating 
reference frame.  The “Convert6” subsystem is the phase-locked-loop which is used to detect 
the grid voltage angle.  The “Convert3” subsystem scales the digitized Active and Reactive 
power references to per-unit representation as shown in Figure 45.  The “Convert3” subsystem 
scales the digitized DC bus voltage reference to per-unit representation and the “Convert7” 
subsystem scales the digitized measured DC bus voltage to per-unit representation as shown in 
Figure 46. 
 
Figure 45 - "PQ" Converter Signal Conversions 
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Figure 46 - "VDC" Converter Signal Conversions 
The “IIRLowPassFilter1” subsystem filters the measured DC bus voltage.  An IIR digital 
low pass filter in Figure 47 was chosen over an FIR digital low pass filter to conserve memory.   
 
Figure 47 - “VDC" Converter IIR Low-Pass Filter for DC Bus Voltage 
5.1.4. Decoupled Voltage Oriented Control and PWM References 
The contents of the “DecoupledVOC” subsystem in Figure 48 represent the open loop 
Active and Reactive power references feeding the current controllers as shown in Figure 49. 
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Figure 48 - "PQ" Converter Decoupled VOC and PWM References 
 
 
Figure 49 - "PQ" Converter Decoupled VOC 
The contents of the “DecoupledVOC” subsystem in Figure 50 represent the outer voltage 
controller feeding the inner d-axis current controller as shown in Figure 51.  The “IQsat” block 
in Figure 51 defines the minimum DC bus voltage reference as the peak of the line voltage. 
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Figure 50 - "VDC" Converter Decoupled VOC and PWM References 
 
 
Figure 51 - "VDC" Converter Decoupled VOC 
5.2. Common Functionality between “PQ” and “VDC” Simulink Implementations 
The software common between the “PQ” and “VDC” converter control implementations 
is detailed in this section. 
5.2.1. PWM References 
The converter voltage reference is transformed from the dq rotating reference frame to 
the   stationary reference frame with the inverse Park transformation “InvParkTrans” 
subsystem as shown in Figure 52.  The space vector modulation “SVPWM” subsystem 
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transforms the converter voltage references from the   stationary reference frame to the 
abc stationary reference frame.  The remaining blocks and subsystems scale the abc stationary 
reference frame per-unit converter voltage reference to the TI C2000 PWM scaling 
requirements. 
 
Figure 52 - Direct-Quadrature Voltage References to TI C2000 PWM References 
5.2.2. PWM 
The GP-DSP board interfaces the gate drivers in the converter’s power structure through 
PWM module A.  The “PWM_A” block in both Figure 43 and Figure 44 configure the module A 
Event Manager settings to generate the required waveforms.  On the “Timer” tab of the 
“PWM_A” dialog box the “Waveform period” selects the switching frequency for the converter 
with the units “Waveform period units” defined in clock cycles (Figure 53).  Clock cycles refer to 
the high-speed peripheral clock on the TMS320F2812 TI processor.  The high-speed peripheral 
clock is 75MHz by default since the high-speed peripheral clock prescaler is set to 2 and the 
clock frequency is 150MHz.  The “Timer prescaler” divides the clock input to produce the 
desired timer counting rate.  Since “1/4” is selected from the pulldown menu the timer is set to 
18.75MHz.  Setting the “Waveform period” to 3,858 clock cycles defines a fixed switching 
frequency of essentially 4860 Hz.  The “Waveform type (counting mode)” can be selected from 
the pulldown menu as either “Asymmetric (Up)” or “Symmetric (Up-down)” which produces a 
sawtooth or triangular carrier reference.  A triangular carrier reference was selected since it is 
known to produce less harmonic distortion [30, pp. 223-225]. 
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Figure 53 - PWM Switching Frequency 
There is a short-circuit hazard associated with having both IGBTs of a single leg closed at 
the same time (Figure 54).  To solve this only one IGBT in a leg is closed at a time.  This is 
accomplished by feeding complementary PWM gating signals to each of the IGBTs in a leg so 
that when one IGBT is closed the other is open.  When the converter is modulating the upper 
IGBTs 1, 3, and 5 are set to “Active High” which causes the pulse value to go from low to high 
while the lower IGBTs 2, 4, and 6 are set to “Active Low” which causes the pulse value to go 
from high to low.  When the converter is not operational both IGBTs in a leg are set to “Active 
Low”.  On the “Logic” tab the pulldown menu selection for the “Control logic source” option is 
“Input port” since the state of the IGBT is based on the converter operational state (Figure 55). 
1
(vdc)
+
-
Leg 2 Leg 3
2
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Leg 1
 
Figure 54 - Three Phase Full Bridge Converter 
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Figure 55 - PWM IGBT Control 
To further avoid the short-circuit hazard of having both IGBTs on at the same time a 
time delay or deadband between the PWM signals is required in order to allow one of the IGBTs 
of a leg to fully turn “off” before the other IGBT in the leg is turned “on”.  The “Deadband 
prescaler” multiplied by the “Deadband period” sets the total deadband in clock cycles (Figure 
56).  Since the gate driver circuit and IGBT datasheet are unavailable the deadband was set to 2 
microseconds.  The “IGBT” datasheet would indicate the delay time and having an 
understanding of the propagation delay of the gate driver circuit would aide in determining a 
more appropriate deadband. 
 
Figure 56 - PWM Deadband 
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5.2.3. ADC 
The ADC cannot be synchronized with the PWM when it is in cascaded mode.  Cascaded 
mode refers to the situation where a single ADC block is used for both modules A and B (Figure 
57).  However, asynchronous PWM is sufficient for this application since the ratio of the 
switching frequency to fundamental frequency is greater than 21 [4, pp. 208,226].  The 
“ADCA_PQ” and “ADCB_PQ” subsystems in Figure 57 improve the accuracy of the 12-bit 
analog-to-digital converter by correcting the ADC offset error. 
 
Figure 57 - "PQ" Converter ADC 
 
5.2.4. Space Vector PWM 
The contents of the “SVPWM” subsystem in Figure 52 provide the overview of the space 
vector modulation scheme as shown in Figure 58 [32]. 
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Figure 58 - Space Vector PWM 
The converter voltage reference defined in the   stationary reference frame is expressed as a 
space vector in (126) with magnitude (127) and angle (128) defining this voltage space vector. 
 
* * *
c cα cβjv v v   (126) 
 * * 2 * 2c cα cβv v v   (127) 
 
*
1
*
 cβ
cα
v
tan
v
    (128) 
The “SectorSelection” subsystem in Figure 59 uses the angle of the voltage space vector to 
determine which of the 6 possible sectors from Table 13 in which the converter voltage 
reference could be located in.  The “sector selector” multi-port switch defines the maximum 
duty time of the upper IGBT in each leg dependent upon the sector that is selected. 
 
Figure 59 - SVPWM Sector Selection 
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Sector Degrees Radians 
1              
 
 
 
2            
 
 
   
  
 
 
3             
  
 
     
4                 
  
 
 
5             
  
 
   
  
 
 
6             
  
 
      
Table 13 - SVPWM Sectors 
For a two-level converter there are 8 possible switching states with 6 active stationary 
voltage vectors that establish the boundaries of the sectors in Table 13 along with 2 zero 
voltage vectors.  In linear mode of operation the space vector representation of the converter 
voltage reference can be synthesized in each sector by using the two nearest active voltage 
vectors that serve as sector boundaries for where the space vector resides as well as a single 
zero voltage vector.  The duration time for the two active voltage vectors and one zero voltage 
vector must be known in order to produce a vector sum that would equal the converter voltage 
reference.  The duration times are calculated with the “XYZ Calc” subsystem as shown in Figure 
60.  The “X” and “Y” are the calculated duration times for the active voltage vectors with the 
remainder “Z” being the duration time of the zero voltage vector. 
 
Figure 60 - SVPWM XYZ Calculation 
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5.2.5. Phase-Locked Loop 
The PLL in Figure 61 establishes the estimated grid angle from the grid voltage as 
described in Chapter 2.6.  The base grid frequency is the steady-state value of the control signal 
when added to the PI controller output deviation variable results in the actual control signal the 
estimated grid frequency. 
 
Figure 61 - Phase-Locked Loop 
The “Integrator” subsystem in Figure 62 integrates the estimated grid frequency to determine 
the estimated grid angle. 
 
Figure 62 - Integrator for PLL 
The if-else subsystems in Figure 63 are used to reset the estimated grid angle after each cycle. 
 
Figure 63 - PLL Integrator If Else Subsystems 
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5.2.6. Coordinate Transformations 
Voltage oriented control requires the transformation of the voltages and currents from 
the abc stationary reference frame to the dq synchronous reference frame as described in 
Chapter 2.2.1(Figure 64). 
 
Figure 64 - Transformation from ABC to Alpha-Beta to Direct-Quadrature 
Initially the three-phase quantities are adapted from the abc stationary reference frame to the 
  stationary reference frame using the Clarke transformation as shown in Figure 65. 
 
Figure 65 - Clarke Transformation 
Then the two-phase quantities are converted from the   stationary reference frame to the 
dq synchronous reference frame using the Park transformation as shown in Figure 66. 
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Figure 66 - Park Transformation 
To realize space vector modulation the converter voltage reference in the dq synchronous 
reference frame must be transformed to the   stationary reference frame using the inverse 
Park transformation (Figure 67). 
 
Figure 67 - Inverse Park Transformation 
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5.2.7. Tustin Proportional Integral Controller with Anti-Windup 
Upper and lower thresholds are imposed on the continuous-time domain PI controller 
output with the addition of a limit block as shown in Figure 68.  Integrator windup is avoided by 
calculating the error between the PI controller output and imposed limit.  When the controller 
output has not reached the limit the anti-windup feedback has no effect on the controller.  
However, when the limit has been reached feeding this error back to the integrator through the 
anti-windup gain forces the error to approach zero which means the PI controller output is 
being kept close to the limit.  The anti-windup gain determines how quickly the integrator 
windup is reset with a recommended value being the ratio of integral gain to proportional gain 
[33, p. 307]. 
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Figure 68 - Continuous PI Controller with Anti-Windup 
By using the backward Euler discretization method, the block diagram representation in Figure 
68 designed in the continuous-time domain can be transformed to the discrete-time domain as 
shown in Figure 69.  As can be seen in Figure 68 and Figure 69 the proportional gain (129) is 
exactly the same between the continuous and discrete-time block diagrams.  However, the 
integral (130) and the anti-windup (131) gains for the discrete-time domain are obtained by 
multiplying their respective continuous-time gain by the computational device’s sample time. 
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Figure 69 - Discrete PI Controller with Anti-Windup 
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 ,p discrete pK K   (129) 
 ,i discrete i sK K T   (130) 
 ,
s
c discrete
i
T
K
T
   (131) 
The MathWorks Simulink C2000 PID Controller is based on backward difference 
integration otherwise known as Euler’s backward differential method which provides a 3%  
distortion limit as long as the ratio of sampling frequency to frequency of interest is greater 
than 20.  Instead a PI controller based on Tustin integration with anti-windup as shown in 
Figure 70 provides a 3%  distortion limit as long as the ratio of sampling frequency to frequency 
of interest is greater than 10. 
 
Figure 70 - "PQ" Converter Tustin PI Controller with Anti-Windup 
By applying the Tustin discretization method to the PI controller the continuous-time domain 
representation (132) is transformed to the discrete-time domain(133). 
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5.3. Model-in-the-Loop Simulink Implementation and Testing 
Model-in-the-loop testing was completed to ensure proper operation and performance 
of the converters prior to deploying the compiled code to the actual project installation.  For 
the model-in-the-loop Simulink implementation a system-level representation of the actual 
project installation was developed with the SimPowerSystems library as shown in Figure 71, 
Figure 72, Figure 73, and Figure 74. 
 
Figure 71 - System-Level Representation for Model-in-the-Loop Implementation 
 
 
Figure 72 - Three-Phase Two-Level Converter for Model-in-the-Loop Implementation 
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Figure 73 - Modulator for Model-in-the-Loop Implementation 
 
 
Figure 74 - Gate Driver Signal Generation for Model-in-the-Loop Implementation 
The top level subsystem from the “PQ” and “VDC” Simulink implementations were added to the 
model-in-the-loop implementation for control of the converters (Figure 75). 
 
Figure 75 - Model-in-the-Loop Implementation 
Since the “PQ” and “VDC” Simulink implementations were developed to interface the 
peripherals on the TI C2000 processor the inputs and outputs needed to be rerouted to 
interface the system-level model (Figure 76). 
78 
 
 
Figure 76 - Model-in-the-Loop Link to "PQ" Converter Simulink Implementation 
Prior to running the model-in-the-loop simulation the blocks labeled “P Ref Per-Unit” 
and “Q Ref Per-Unit” must be initialized with the desired per-unit amount of Active and/or 
Reactive power for the “PQ” converter to deliver and/or consume during operation while the 
constant block labeled “VDC Ref Per-Unit” is the DC bus voltage set point for the “VDC” 
converter to maintain (Figure 75).  After the user requests the model-in-the-loop simulation to 
run two dialog boxes will appear.  The first dialog box determines if the model uses the three-
phase voltage measurements after each reactor or a single three-phase voltage measurement 
between the supply transformer and the isolation transformers (Figure 71).  The second dialog 
box determines if the model uses symmetrical or asymmetrical regular sampled SVM for the 
converters. 
Both dynamic and steady-state operation of the converters was examined.  The model-
in-the-loop simulation was run with the three-phase voltage measurements after each reactor 
using asymmetrical regular sampled SVM for the converter modulation technique.  The “PQ” 
converter active power reference was set to 0.8  per-unit at unity power factor while the 
“VDC” converter was set to maintain a DC bus voltage of 1 per-unit.  The DC bus voltage is 
initialized in the model to the peak of the grid supply line voltage to simulate the pre-charge 
circuit.  Due to the amount of inductance in the isolation transformer the harmonics generated 
by the converters are only slightly attenuated when measured between the reactor and 
isolation transformer.  After a short time, the “VDC” converter receives the step command to 
maintain a DC bus voltage of 1 per-unit (Figure 77). 
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Figure 77 - “VDC” Converter Step at 4860Hz with Double-Edge Asymmetrical Regular Sampled SVM 
Then shortly later, the “PQ” converter receives the step command to deliver 0.8 per-unit 
active power at unity power factor (Figure 78). 
 
Figure 78 - “PQ” Supplying -0.8 pu Active Power Step at 4860Hz with Double-Edge Asymmetrical Regular Sampled SVM 
Finally after a few seconds the steady-state operation of the converters is examined (Figure 79). 
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Figure 79 - “PQ” Supplying -0.8 pu Active Power at 4860Hz with Double-Edge Asymmetrical Regular Sampled SVM 
For the second simulation the “PQ” converter reactive power reference was set to 0.8  
per-unit at capacitor operation while the “VDC” converter was set to maintain a DC bus voltage 
of 1 per-unit.  Shortly after the “VDC” converter maintains the DC bus voltage at 1 per-unit, the 
“PQ” converter receives the step command to deliver 0.8 per-unit reactive power (Figure 80). 
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Figure 80 - “PQ” Supplying -0.8 pu Reactive Power Step at 4860Hz with Double-Edge Asymmetrical Regular Sampled SVM 
Once again, after a few seconds the steady-state operation of the converters is examined 
(Figure 81). 
 
Figure 81 - “PQ” Supplying -0.8 pu Reactive Power at 4860Hz with Double-Edge Asymmetrical Regular Sampled SVM 
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5.4. Simulation vs. Analytical Harmonic Spectrum 
The spectrum of harmonic voltages generated by the “PQ” converter was obtained 
using the FFT Analysis Tool from the MATLAB environment in Figure 82 and analytically as 
described in Chapter 3.7 using numerical integration in Figure 83.  The model-in-the-loop 
simulation was run with the three-phase voltage measurements after each reactor using 
symmetrical regular sampled SVM for the converter modulation technique at a switching 
frequency of 4860Hz as determined in Chapter 3.7.  Eight modes of operation were examined 
for the “PQ” converter, but as previously determined the highest magnitude harmonics with 
the lowest harmonic order were generated when delivering reactive power.  The spectrum of 
harmonics obtained after the simulation by applying a Fourier transform on the signals of 
interest matched very closely to the harmonics predicted with the analytical technique 
approximated with a numerical method to solve the complicated integrals. 
 
Figure 82 - Model-in-the-Loop Simulation Spectrum of “PQ” Converter Harmonic Voltages at 4860Hz 
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Figure 83 - Analytical Spectrum of “PQ” Converter Harmonic Voltages at 4860Hz 
The spectrum of harmonic currents generated by the “PQ” converter was obtained 
using the FFT Analysis Tool from the MATLAB environment in Figure 84 and analytically using 
the rearranged form of (116) in Figure 85. 
 
Figure 84 - Model-in-the-Loop Simulation Spectrum of “PQ” Converter Harmonic Currents at 4860Hz 
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Figure 85 - Analytical Spectrum of “PQ” Converter Harmonic Currents at 4860Hz 
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6. Experimentation 
After the model-in-the-loop testing showed the converter control schemes provided proper 
operation and performance, the compiled C code for the TI C2000 processors was downloaded 
to the GP-DSP boards for repeating the same tests with the project installation.  The figures 
presented in Chapters 6.2 through 6.4 were captured with a Yokogawa WT1800 power analyzer 
with the harmonic measurement option installed (Figure 14).  Up to the 500th harmonic can be 
digitally captured with the power analyzer; however the width of the measurement window for 
the Discrete Fourier Transform is limited to a single cycle of the grid.  The figures in Chapter 6.3 
with a converter switching frequency of 4860Hz were taken with the Yokogawa 300 kHz analog 
line filter enabled to prevent aliasing since the harmonics from these recordings were examined 
in Chapter 6.4.  Symmetrical regular sampled SWM was utilized by the converters. 
6.1. Converter Testing with TI CC Studio GUI Composer 
To determine how to set the PWM channel settings for the converter, a TI CC Studio GUI 
Composer application in Figure 86 was developed and used to control the individual legs of the 
converter in real-time (Figure 87). 
 
Figure 86 - TI CCStudio GUI Composer Application 
  
Figure 87 - 1% and 50% Reference to PWM Module A Leg 1 
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6.2. “VDC” Converter Steady-State and Dynamic Responses 
The “VDC” converter maintains a constant DC bus voltage of 784 volts during no load 
operation at a switching frequency of 4500Hz (Figure 88).  The “Element 2 V2” purple trace 
represents the DC bus voltage and the “Element 1 V1” yellow trace represents the phase A 
voltage measured between the “VDC” converter reactor and isolation transformer.  The 
harmonics generated by “VDC” converter also appear on the “Element 3 V3” red trace 
representing the phase A voltage measured between the “PQ” converter reactor and isolation 
transformer. 
 
Figure 88 - "VDC" Converter Operating at No Load at 4500Hz 
One cycle after the DC bus is pre-charged by the diode rectifier and current-limiting 
resistors; a 1 pu DC voltage step change is commanded and achieved by the “VDC” converter as 
shown in Figure 89 and Figure 90. 
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Figure 89 - “VDC” Converter Step Change at 4500Hz (100ms Window) 
 
 
Figure 90 - “VDC” Converter Step Change at 4500Hz (200ms Window) 
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6.3. “PQ” Converter Steady-State and Dynamic Responses 
The eight possible modes of steady-state operation for the “PQ” converter were 
examined with 0.8 pu of complex power flow introduced by the “PQ” converter in each case.  
For the Yokogawa recordings taken the “Element 2 V2” purple trace represents the DC bus 
voltage and the “Element 1 V1” yellow trace represents the line AB voltage measured at the 
output of the “VDC” converter.  The “Element 1 I1” green trace and “Element 2 I2” blue trace 
represent the “VDC” converter phase A and B currents.  The “Element 3 V3” red trace 
represents the line AB voltage measured at the output of the “PQ” converter and the “Element 
3 I3” orange trace represents the “PQ” converter phase A current.  Each recording has a 
duplicate figure with the line voltages removed for closer examination of the current.  The 
switching frequency of the converters was fixed at 4860Hz during testing. 
The “PQ” converter supplies -0.8 pu of active power at unity power factor as shown in 
Figure 91 and Figure 92.  The “PQ” converter consumes 0.8 pu of active power at unity power 
as shown in Figure 93 and Figure 94.  The “PQ” converter supplies -0.8 pu of reactive power at 
capacitor operation as shown in Figure 95 and Figure 96.  The “PQ” converter consumes 0.8 pu 
of reactive power at inductor operation as shown in Figure 97 and Figure 98.  The “PQ” 
converter consumes 0.57 pu of active power and 0.57 pu of reactive power as shown in Figure 
99 and Figure 100.  The “PQ” converter consumes 0.57 pu of active power and supplies -0.57 pu 
of reactive power as shown in Figure 101 and Figure 102.  The “PQ” converter supplies -0.57 pu 
of active power and -0.57 pu of reactive power as shown in Figure 103 and Figure 104.  The 
“PQ” converter supplies -0.57 pu of active power and consumes 0.57 pu of reactive power as 
shown in Figure 105 and Figure 106. 
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Figure 91 - "PQ" Supplying -0.8 pu Active Power at Unity Power Factor at 4860Hz 
 
 
Figure 92 - "PQ" Supplying -0.8 pu Active Power at Unity Power Factor at 4860Hz without Line Voltages 
90 
 
 
Figure 93 - "PQ" Consuming 0.8 pu Active Power at Unity Power Factor at 4860Hz 
 
 
Figure 94 - "PQ" Consuming 0.8 pu Active Power at Unity Power Factor at 4860Hz without Line Voltages 
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Figure 95 - "PQ" Supplying -0.8 pu Reactive Power at Capacitor Operation at 4860Hz 
 
 
Figure 96 - "PQ" Supplying -0.8 pu Reactive Power at Capacitor Operation at 4860Hz without Line Voltages 
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Figure 97 - "PQ" Consuming 0.8 pu Reactive Power at Inductor Operation at 4860Hz 
 
 
Figure 98 - "PQ" Consuming 0.8 pu Reactive Power at Inductor Operation at 4860Hz without Line Voltages 
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Figure 99 - "PQ" Consuming 0.57 pu Active and 0.57 pu Reactive Power at 4860Hz 
 
 
Figure 100 - "PQ" Consuming 0.57 pu Active and 0.57 pu Reactive Power at 4860Hz without Line Voltages 
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Figure 101 - "PQ" Consuming 0.57 pu Active and Supplying -0.57 pu Reactive Power at 4860Hz 
 
 
Figure 102 - "PQ" Consuming 0.57 pu Active and Supplying -0.57 pu Reactive Power at 4860Hz without Line Voltages 
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Figure 103 - "PQ" Supplying -0.57 pu Active and -0.57 pu Reactive Power at 4860Hz 
 
 
Figure 104 - "PQ" Supplying -0.57 pu Active and -0.57 pu Reactive Power at 4860Hz without Line Voltages 
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Figure 105 - "PQ" Supplying -0.57 pu Active and Consuming 0.57 pu Reactive Power at 4860Hz 
 
 
Figure 106 - "PQ" Supplying -0.57 pu Active and Consuming 0.57 pu Reactive Power at 4860Hz without Line Voltages 
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Once again, the eight possible modes of steady-state operation for the “PQ” converter 
were examined with 0.8 pu of complex power flow introduced by the “PQ” converter but with 
the switching frequency reduced to 4500Hz.  For the Yokogawa recordings taken the “Element 
2 V2” purple trace represents the DC bus voltage and the “Element 1 V1” yellow trace 
represents the phase A voltage measured between the “VDC” converter reactor and isolation 
transformer.  The “Element 1 I1” green trace and “Element 2 I2” blue trace represent the “VDC” 
converter phase A and B currents.  The “Element 3 V3” red trace represents the phase A voltage 
measured between the “PQ” converter reactor and isolation transformer while the “Element 3 
I3” orange trace represents the “PQ” converter phase A current.  Each recording is 
accompanied by a screen shot of the measurements screen on the Yokogawa.  The harmonics 
that appear on the phase voltage measurements generated by the converters are only slightly 
attenuated since the measurement is between the reactor and isolation transformer. 
The “PQ” converter supplies -0.8 pu of active power at unity power factor as shown in 
Figure 107 and Figure 108.  The “PQ” converter consumes 0.8 pu of active power at unity power 
as shown in Figure 109 and Figure 110.  The “PQ” converter supplies -0.8 pu of reactive power 
at capacitor operation as shown in Figure 111 and Figure 112.  The “PQ” converter consumes 
0.8 pu of reactive power at inductor operation as shown in Figure 113 and Figure 114.  The 
“PQ” converter consumes 0.57 pu of active power and 0.57 pu of reactive power as shown in 
Figure 115 and Figure 116.  The “PQ” converter consumes 0.57 pu of active power and supplies 
-0.57 pu of reactive power as shown in Figure 117 and Figure 118.  The “PQ” converter supplies 
-0.57 pu of active power and -0.57 pu of reactive power as shown in Figure 119 and Figure 120.  
The “PQ” converter supplies -0.57 pu of active power and consumes 0.57 pu of reactive power 
as shown in Figure 121 and Figure 122. 
The dynamic response to a step change commanded to the “PQ” converter to supply 
active power was examined.  One cycle after the “VDC” converter maintains the DC bus voltage 
at 1 pu during no load operation; a -0.8 pu active power step change is commanded and 
achieved by the “PQ” converter as shown in Figure 123 and Figure 124. 
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Figure 107 - "PQ" Supplying -0.8 pu Active Power at Unity Power Factor at 4500Hz 
 
 
Figure 108 - Measurements of "PQ" Supplying -0.8 pu Active Power at Unity Power Factor at 4500Hz 
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Figure 109 - "PQ" Consuming 0.8 pu Active Power at Unity Power Factor at 4500Hz 
 
 
Figure 110 - Measurements of "PQ" Consuming 0.8 pu Active Power at Unity Power Factor at 4500Hz 
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Figure 111 - "PQ" Supplying -0.8 pu Reactive Power at Capacitor Operation at 4500Hz 
 
 
Figure 112 - Measurements of "PQ" Supplying -0.8 pu Reactive Power at Capacitor Operation at 4500Hz 
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Figure 113 - "PQ" Consuming 0.8 pu Reactive Power at Inductor Operation at 4500Hz 
 
 
Figure 114 - Measurements of "PQ" Consuming 0.8 pu Reactive Power at Inductor Operation at 4500Hz 
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Figure 115 - "PQ" Consuming 0.57 pu Active and 0.57 pu Reactive Power at 4500Hz 
 
 
Figure 116 - Measurements of "PQ" Consuming 0.57 pu Active and 0.57 pu Reactive Power at 4500Hz 
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Figure 117 - "PQ" Consuming 0.57 pu Active and Supplying -0.57 pu Reactive Power at 4500Hz 
 
 
Figure 118 - Measurements of "PQ" Consuming 0.57 pu Active and Supplying -0.57 pu Reactive Power at 4500Hz 
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Figure 119 - "PQ" Supplying -0.57 pu Active and -0.57 pu Reactive Power at 4500Hz 
 
 
Figure 120 - Measurements of "PQ" Supplying -0.57 pu Active and -0.57 pu Reactive Power at 4500Hz 
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Figure 121 - "PQ" Supplying -0.57 pu Active and Consuming 0.57 pu Reactive Power at 4500Hz 
 
 
Figure 122 - Measurements of "PQ" Supplying -0.57 pu Active and Consuming 0.57 pu Reactive Power at 4500Hz 
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Figure 123 - “PQ” Supplying -0.8 pu Active Power Step at 4500Hz (50ms Window) 
 
 
Figure 124 - "PQ" Supplying -0.8 pu Active Power Step at 4500Hz (200ms Window) 
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6.4. Measured vs. Analytical Harmonic Spectrum 
Harmonics were measured during the steady-state operation of the “PQ” converter 
while operating at a switching frequency of 4860Hz.  The harmonic voltages and currents 
generated by the converter were captured on the Yokogawa power analyzer with the major 
sideband harmonics shown in Figure 126 and Figure 128.  The predicted voltage harmonic 
spectrum generated by the converter was obtained using (117), Table 3, and a numerical 
method to approximate the integrals with the major sideband harmonics shown in Figure 125.  
The predicted current harmonic spectrum generated by the converter was obtained using a 
rearranged form of (116) with the major sideband harmonics shown in Figure 127. 
 
Figure 125 - Analytical “PQ” Converter Voltage Harmonic Spectrum at 4860Hz 
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Figure 126 - Measured “PQ” Converter Voltage Harmonic Spectrum at 4860Hz 
 
 
Figure 127 - Analytical “PQ” Converter Current Harmonic Spectrum at 4860Hz 
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Figure 128 - Measured “PQ” Converter Current Harmonic Spectrum at 4860Hz 
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7. Conclusion 
Examination of the harmonics showed consistent performance of the converters beginning 
with the analytical calculations, to the system-level model simulation, and finally with the 
project implementation.  With the simplified models of the system transfer functions using the 
modulus and symmetrical optimum tuning techniques to establish baseline controller gains 
along with the substitution technique to determine the tradeoff between stability and 
bandwidth led to the proper selection of controller gains for the system.  Detecting the grid 
voltage angle with the combination of the PLL and MFB analog filter for the voltage feedback 
measurement between the reactor and isolation transformer provides satisfactory 
performance even though the voltage harmonics are only slightly attenuated.  Elimination of 
the AC capacitors by selecting the minimum required switching frequency to meet IEEE 519-
2014 is an acceptable solution as long as the duty cycle of the converter is well understood as 
to not to exceed the thermal margins of the IGBTs.  The analytical calculation for the voltage 
harmonic spectrum proved to be accurate in estimating the measured converter produced 
harmonics, however additional research and testing is required to accurately predict the 
current harmonic spectrum.  
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Appendix A: Per Unit Values 
[34, pp. 426-429] 
Base Values for Converter AC-Side 
Quantity Symbol & Equation Description 
Power  
3
2
b b bP V I   VA Rating of converter 
Voltage  ˆb phaseV V   Amplitude of line-to-neutral nominal voltage 
Current  
2
3
b
b
b
P
I
V
   Amplitude of nominal current selected 
Impedance  
b
b
b
V
Z
I
   
 
Capacitance  
1
b
b b
C
Z 
   
 
Inductance  
b
b
b
Z
L

   
 
Frequency  b o    Grid frequency rad/sec. 
Actual Values for Converter AC-Side 
Inductance b puL L L   
Resistance b puR Z R   
Grid Voltage,  
d-axis ,gd b gd pu
v V v   
Grid Voltage,  
q-axis 
 ,gq b gq puv V v    
Converter 
Voltage, d-axis 
 ,cd b cd puv V v    
Converter 
Voltage, q-axis 
 ,cq b cq puv V v    
Grid Current,  
d-axis 
 ,gd b gd pui I i    
Grid Current,  
d-axis 
 ,gq b gq pui I i    
Frequency  b pu      
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Base Values for Converter DC-Side 
Power  , , ,b dc b dc b dc bP V I P    AC and DC Side Power are equal 
Voltage  , 2b dc bV V    
Current  ,
3
4
b dc bI I    
Impedance  ,
8
3
b dc bR Z   
 
Capacitance  ,
3
8
b dc bC C   
 
Inductance  ,
8
3
b dc bL L   
 
Actual Values for Converter DC-Side 
Capacitance  , ,dc b dc b puC C C    
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Appendix B: Coordinate Transformations 
[32] 
 
f
f
f



 
  
 
  
 
d
dq
q
f
f
f
 
  
 
  
 
 
cos sin
sin cos
cos sin
sin cos
cos sin
cos sin cos sin 2 2
sin cos sin cos
sin cos
2 2
d
q
dq
d
dq
q
d
g f
dt
fd
fdt
fd
fdt
g
fd
fdt
 



 
 
 
 
 
   
 
     

 
  
 
     
    
     
 
  
 
 
      
        
     
 
d
q
f
f
 
 
 

  
 
 
cos sin
2 2
sin cos
2 2
dq dq
d d
dq
q q
d
g f
dt
f fd
f fdt

 
 
 

 
    
       
    
  
  
 0a b cf f f     
 
1
1 1
1
2 2 2
3 3 3
0
2 2
a
b
c
a
b
c
f
f
f
f
f
f
M f
f


 
           
        
 
 
 
  
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2
cos sin
sin cos
d
q
ff
ff
f
M
f




 
 
    
         
 
  
 
  
 
2
cos sin
sin cos
d
q
dt
q
f f
f f
f
M
f


 
 
    
    
    
 
  
 
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Appendix C: Modulus Optimum 
Magnitude Optimum [7, p. 166] 
 
   1 21 2
  
1 1
BO
K
G whereT T
sT sT
 
 
  
 1
22
p
T
K
KT
   
 1iT T   
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Appendix D: Proportional-Integral Controller Forms 
 
, 1
, 2
2
, 3
  
  
  
1
1
1
i
pi form p
p p
p i
i i
p
p i
p i p
i
i
pi form p
i
p
i
p
p
i
p
p
i
p
i
i p
p
i
pi form i
K
G K
s
K K
K T
sT K
K
sK T
s s
sK T K
sT
sT
G K
sT
K
s
K
K
K
s
K
K
K s
K
K
s
K
K sK
s
K
s
K
G K
s

   
 










 
 
 

  (134) 
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Appendix E: Discretization Methods 
[31, p. 51] 
Method Z-Form 3% Distortion Limit 
Backward Euler 
1
s
z
s
zT

  20s
f
f
  
Forward Euler 
1
s
z
s
T

   20s
f
f
   
Tustin 
(Trapezoidal) 
(Bilinear) 
2 1
1s
z
s
T z



  10s
f
f
   
 
  
121 
 
Appendix F: Delta/Wye Transformer Equivalent Circuit 
Primary and Secondary Winding Resistance [per-
unit] 1, 2, 2
pu
pu pu
R
R R 
 
Primary and Secondary Winding Reactance [per-
unit] 1, 2, 2
pu
pu pu
X
X X 
 
Primary and Secondary Winding Inductance [per-
unit] 1, 2, 2
pu
pu pu
X
L L 
 
Base Primary Winding Resistance and Reactance 
[ohms] ,
,
,
2
,3
b pr
b prim
i
a
mary b pr
ry xfmr
imar
b xf r
y
m
V
R X
S
   
Base Primary Winding Inductance [henries] 
,
,
2
b p
b pr
rim r
imary
a yX
L
f
  
Base Secondary Winding Resistance and Reactance 
[ohms] 
2
,
,
, ,
secondary
b secondary b secondary
b xfmr
b xfmr
V
R X
S
 
 
Base Secondary Winding Inductance [henries] 
,
,
2
b secondary
secondarb y
X
L
f

 
Primary Winding Resistance [ohms] ,1 1,b primary puR R R  
Primary Winding Leakage Reactance [ohms] ,1 1,b primary puX X X  
Primary Winding Leakage Inductance [henries] ,1 1,b primary puL L L
 
Secondary Winding Resistance [ohms] ,2 2,b secondary puR R R  
Secondary Winding Leakage Reactance [ohms] ,2 2,b secondary puX X X  
Secondary Winding Leakage Inductance [henries] ,2 2,b secondary puL L L
 Table 14 - Delta/Wye Primary and Secondary Transformer Equivalent Circuit Equations 
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Magnetization Series Resistance [ohms] 
,
2,
3
losses no load
m series
no load
P
R
I

 
Magnetization Series Impedance [ohms] ,
b
m series
no load
V
Z
I

 
Magnetization Series Reactance [ohms] 2,,
2
,m serm series ies m seriesX Z R
 
Magnetization Resistance [ohms] 
 2 2, ,
,
m series m series
m
m series
R X
R
R


 
Magnetization Reactance [ohms] 
 2 2, ,
,
m series m series
m
m series
R X
X
X


 
Magnetization Inductance [henries] 
2
m
m
X
L
f

 
Magnetization Resistance [per-unit] ,
,
m
b p
m pu
rimary
R
R
R

 
Magnetization Reactance [per-unit] ,
,
m
b p
m pu
rimary
X
X
X
  
Magnetization Inductance [per-unit] ,
,
m
b p
m pu
rimary
L
L
L
  
Table 15 - Delta/Wye Transformer Magnetization Equivalent Circuit Equations 
